




Circuitos secuenciales



CLASIFICACIÓN


- Según la estructura
 - » Moore
 - » Mealy
- Según la evolución
 - » Síncronos
 - ◆ Por nivel
 - ◆ Por flanco
 - » Asíncronos

Elemento de memoria con dos inversores




Biestable SR con puertas NOR

S (set)




S	R	Q (t+1)
0	0	No cambia
0	1	0
1	0	1
1	1	No usada

Bistables RS




Biastable JK




$J K$	Q_{t+1}	
0 0	Q_t	Estado anterior
0 1	0	Puesta a cero
1 0	1	Puesta a uno
1 1	\overline{Q}_t	Basculamiento

No válido sin sincronización -> sólo JK síncrono


RS con PR y CL y flip-flop master-slave



Biastable D latch síncrono



Biastable JK síncrono maestro-esclavo



Flip-flop S-R disparado por flanco de subida




Tabla de verdad

Entradas		Salidas		Comentarios
S	R	Q	\bar{Q}	
0	0	X	X	No cambia
0	1	↑	1	RESET
1	0	↑	0	SET
1	1	↑	?	Condición no válida

Símbolo







Tabla de verdad de un flip-flop D disparado por flanco de subida

Entradas	Salidas		Comentarios	
	D	CLK		Q
1	↑	1	0	SET
0	↑	0	1	RESET


Ejemplo




Tiempos de propagación





Tiempo de *set-up*






Tiempo de *hold*



Aestables





Aestable con negador trigger schmitt




$$T=1'2 RC$$

Monoestables



Monoestable con 74121



Function Table

Inputs			Outputs	
A1	A2	B	Q	\bar{Q}
L	X	H	L	H
X	L	H	L	H
X	X	L	L	H
H	H	X	L	H
H	↓	H	⌊	⌋
↓	↓	H	⌊	⌋
↓	↓	H	⌊	⌋
L	X	↑	⌊	⌋
X	L	↑	⌊	⌋

Aestables y monoestables con LM555






FIGURE 4. Astable


DS0078






DS007851-5

FIGURE 1. Monostable





DS007851-18

FIGURE 14. 50% Duty Cycle Oscillator