

# Sistemas combinacionales





Tabla de Verdad

$E_3$	$E_2$	$E_1$	$E_0$	$S_1$	$S_0$
1	X	X	X	Z	Z
0	1	1	0	1	0
0	X	0	0	0	1
0	X	1	0	1	1
0	X	0	1	1	1

Cronograma



Ecuación Lógica Salidas:

$$S_1 = \overline{E_3} \cdot \overline{E_2} + E_0 \cdot E_1$$

$$S_0 = (\overline{E_2} + E_0) \cdot (E_1 + E_0)$$


# Convenios para entradas y salidas

A  
B  
C  
D  
E  
F

Activas a Nivel Bajo (cero lógico)

Activas a Nivel Alto (uno lógico)


representación



ENABLE = habilita las salidas

DISABLE = inhibe las salidas

# Multiplexores



D3

D3

D3

D3



S0

S1

## APLICACIONES


- ◆ Selector de datos
- ◆ Realización de funciones lógicas
- ◆ Multiplexación de señales en el tiempo

$$Z = D_0\bar{S}_0\bar{S}_1 + D_1S_0\bar{S}_1 + D_2\bar{S}_0S_1 + D_3S_0S_1$$

# Realización de funciones lógicas con multiplexores


$$F = \bar{a}b + a\bar{b}$$

a b	F
00	1
01	0
10	0
11	1




$$F = \bar{a}\bar{b}c + \bar{a}b\bar{c} + a\bar{b}c + abc$$


a b c	F
000	1
001	0
010	0
011	0
100	1
101	1
110	0
111	1




# Multiplexación en el tiempo



# Extensión de multiplexores



### LS151




Outputs		Inputs			
W	Y	Select			
		S	A	B	C
H	L	H	X	X	X
<u>D0</u>	<u>D0</u>	L	L	L	L
<u>D1</u>	<u>D1</u>	L	H	L	L
<u>D2</u>	<u>D2</u>	L	L	H	L
<u>D3</u>	<u>D3</u>	L	H	H	L
<u>D4</u>	<u>D4</u>	L	L	L	H
<u>D5</u>	<u>D5</u>	L	H	L	H
<u>D6</u>	<u>D6</u>	L	L	H	H
<u>D7</u>	<u>D7</u>	L	H	H	H

H = High Level, L = Low Level, X = Don't Care  
 D0, D1...D7 = the level of the respective D input

# Codificadores

EXCITANDO UNA ENTRADA SE GENERA UN CODIGO DE N BITS EN LAS SALIDAS



$$M \leq 2^N$$

Tipos:

Con prioridad

Sin Prioridad

# Codificador 8 a 3 con prioridad 74148


FUNCTION TABLE

INPUTS									OUTPUTS				
EI	0	1	2	3	4	5	6	7	A2	A1	A0	GS	EO
H	X	X	X	X	X	X	X	X	H	H	H	H	H
L	H	H	H	H	H	H	H	H	H	H	H	H	L
L	X	X	X	X	X	X	X	L	L	L	L	L	H
L	X	X	X	X	X	X	L	H	L	L	H	L	H
L	X	X	X	X	L	H	H	H	L	H	L	L	H
L	X	X	X	L	H	H	H	H	H	L	L	L	H
L	X	L	H	H	H	H	H	H	H	H	L	L	H
L	L	H	H	H	H	H	H	H	H	H	H	L	H

EI = entrada ENABLE


GS= señal de grupo

EO= salida ENABLE



# Extensión de codificadores

## 16-Input Priority Encoder



A<sub>0</sub>..A<sub>2</sub> = código de la entrada activada en un 148  
A<sub>3</sub> = activa si se ha activado una entrada en el 2º 148

# Demultiplexores




Diagrama lógico:




Tabla de funcionamiento:

$\overline{E}$	0	0	0	0	1	1
$I_1$	1	1	0	0	X	X
$I_0$	1	0	1	0	X	X
$\overline{A_0}$	1	1	1	0	1	1
$\overline{A_1}$	1	1	0	1	1	1
$\overline{A_2}$	1	0	1	1	1	1
$\overline{A_3}$	0	1	1	1	1	1

# Decodificadores




Diagrama lógico:




Tabla de funcionamiento:

$\bar{E}$	$I_1$	$I_0$	$\bar{A}_0$	$\bar{A}_1$	$\bar{A}_2$	$\bar{A}_3$
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0


Sólo una salida activa a la vez

# Doble decodificador/demultiplexor 2 a 4 74139

**LS139**

Inputs			Outputs			
Enable	Select		Y0	Y1	Y2	Y3
G	B	A				
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	L	H	H	L	H	H
L	H	L	H	H	L	H
L	H	H	H	H	H	L

H = High Level, L = Low Level, X = Don't Care




# Decodificador/demultiplexor 3 a 8 74138

## LS138


Inputs					Outputs							
Enable		Select			Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
G1	G2 (Note 8)	C	B	A								
X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	H	H	H	H	L	H	H	H	H	H
H	L	H	L	L	H	H	H	L	H	H	H	H
H	L	H	L	H	H	H	H	H	L	H	H	H
H	L	H	H	L	H	H	H	H	H	L	H	H
H	L	H	H	H	H	H	H	H	H	H	L	H

H = High Level, L = Low Level, X = Don't Care



**Note 8:** G2 = G2A + G2B



# Decodificadores-excitadores BCD-7 segmentos



Activa varias salidas a la vez  
Entrega corriente para excitar los led  
Cátodo común: salidas activas a nivel alto  
Ánodo común: salidas activas a nivel bajo




LT	RBI	BI/RBO	A3..A0	Funcionamiento
LT	X	H (salida)	Indif	Se encienden todos
X	X	L (entrada)	Indif	Se apagan todos
H	L	L (salida)	LLLL	Se apagan todos
H	X	H (salida)	Cualquiera menos LLLL	Normal
H	H	H (salida)	LLLL	Aparece el 0

LT=LAMP TEST

RBI=RIPPLE BLANKING INPUT

BI/RBO=BLANKING INPUT/RIPPLE BLANKING OUTPUT





DS90C0817-4

Decimal or Function	Inputs							Outputs							Note
	$\overline{\text{LT}}$	$\overline{\text{RBI}}$	A3	A2	A1	A0	$\overline{\text{BI/RBO}}$	$\overline{\text{a}}$	$\overline{\text{b}}$	$\overline{\text{c}}$	$\overline{\text{d}}$	$\overline{\text{e}}$	$\overline{\text{f}}$	$\overline{\text{g}}$	
0	H	H	L	L	L	L	H	L	L	L	L	L	L	H	(Note 7)
1	H	X	L	L	L	H	H	H	L	L	H	H	H	H	(Note 7)
2	H	X	L	L	H	L	H	L	L	H	L	L	H	L	
3	H	X	L	L	H	H	H	L	L	L	L	H	H	L	
4	H	X	L	H	L	L	H	H	L	L	H	H	L	L	
5	H	X	L	H	L	H	H	L	H	L	L	H	L	L	
6	H	X	L	H	H	L	H	H	L	L	L	L	L	L	
7	H	X	L	H	H	H	H	L	L	L	H	H	H	H	
8	H	X	H	L	L	L	H	L	L	L	L	L	L	L	
9	H	X	H	L	L	H	H	L	L	L	H	H	L	L	
10	H	X	H	L	H	L	H	H	H	H	L	L	H	L	
11	H	X	H	L	H	H	H	H	H	L	L	H	H	L	
12	H	X	H	H	L	L	H	H	L	H	H	H	L	L	
13	H	X	H	H	L	H	H	L	H	H	L	H	L	L	
14	H	X	H	H	H	L	H	H	H	H	L	L	L	L	
15	H	X	H	H	H	H	H	H	H	H	H	H	H	H	
$\overline{\text{BI}}$	X	X	X	X	X	X	L	H	H	H	H	H	H	H	(Note 8)
$\overline{\text{RBI}}$	H	L	L	L	L	L	L	L	H	H	H	H	H	H	(Note 9)
$\overline{\text{LT}}$	L	X	X	X	X	X	H	L	L	L	L	L	L	L	(Note 10)

**Note 7:**  $\overline{\text{BI/RBO}}$  is wire-AND logic serving as blanking input ( $\overline{\text{BI}}$ ) and/or ripple-blanking output ( $\overline{\text{RBO}}$ ). The blanking out ( $\overline{\text{BI}}$ ) must be open or held at a HIGH level when output functions 0 through 15 are desired, and ripple-blanking input ( $\overline{\text{RBI}}$ ) must be open or at a HIGH level if blanking or a decimal 0 is not desired. X = input may be HIGH or LOW.

**Note 8:** When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a HIGH level regardless of the state of any other input condition.

**Note 9:** When ripple-blanking input ( $\overline{\text{RBI}}$ ) and inputs A0, A1, A2 and A3 are LOW level, with the lamp test input at HIGH level, all segment outputs go to a HIGH level and the ripple-blanking output ( $\overline{\text{RBO}}$ ) goes to a LOW level (response condition).

**Note 10:** When the blanking input/ripple-blanking output ( $\overline{\text{BI/RBO}}$ ) is open or held at a HIGH level, and a LOW level is applied to lamp test input, all segment outputs go to a LOW level.

# Generadores/comprobadores de paridad


B1	B0	EP	OP
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

EP: PARIDAD PAR

OP: PARIDAD IMPAR

$$EP = \overline{B1} \cdot \overline{B0} + B1 \cdot B0 = B1 \oplus B0$$

$$OP = \overline{EP}$$




# 74280 Generador de paridad de 9 bits

## Function Table

Number of Inputs (A Thru I) that are HIGH	Outputs	
	$\Sigma$ Even	$\Sigma$ Odd
0, 2, 4, 6, 8	H	L
1, 3, 5, 7, 9	L	H

## Logic Diagram



# Comparadores

A	B	E	G	L
0	0	1	0	0
0	1	0	0	1
1	0	0	1	0
1	1	1	0	0

**A, B:** Entradas


**E:** Salida de igualdad ( $A = B$ )

**G:** Salida que indica  $A > B$


**L:** Salida que indica  $A < B$

$$G = A \cdot \bar{B} \quad L = \bar{A} \cdot B$$

$$E = \overline{G + L}$$



# Comparador de 4 bits 7485



Order Number 54LS85DMQB,  
 54LS85FMQB, 54LS85LMQB,  
 DM54LS85J, DM54LS85W,  
 DM74LS85M or DM74LS85N  
 See NS Package Number E20A,  
 J16A, M16A, N16E or W16A


TL/F/6379-1

## Function Table

Comparing Inputs				Cascading Inputs			Outputs		
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = B	A > B	A < B	A = B
A3 > B3	X	X	X	X	X	X	H	L	L
A3 < B3	X	X	X	X	X	X	L	H	L
A3 = B3	A2 > B2	X	X	X	X	X	H	L	L
A3 = B3	A2 < B2	X	X	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 > B1	X	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 < B1	X	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 > B0	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 = B1	A0 < B0	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	L	L	H	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	H	L	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	H	L	L	H
A3 = B3	A2 = B2	A1 = B1	A0 = B0	X	X	H	L	L	H
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	H	L	L	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	L	H	H	L


H = High Level, L = Low Level, X = Don't Care

# Extensión de comparadores



□


# Sumadores



A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = A \oplus B$$

$$C = AB$$




A	B	Ci	S	Co
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = A \oplus B \oplus C$$

$$Co = AB + (A \oplus B)Ci$$

# Sumador paralelo con acarreo serie



$$T_{\text{suma\_total}} = T_{\text{suma}} * N$$

# Sumador con acarreo anticipado

$$S_i = A_i \oplus B_i \oplus C_i$$

$$C_{i+1} = A_i B_i + (A_i \oplus B_i) C_i = G_i + P_i C_i$$


$G_i = A_i B_i$  -> acarreo generado

$P_i = A_i \oplus B_i$  -> acarreo propagado

$$C_1 = G_0 + P_0 \cdot C_0$$


$$C_2 = G_1 + P_1 \cdot C_1 \\ = G_1 + P_1 \cdot G_0 + P_1 \cdot P_0 \cdot C_0$$

$$C_3 = G_2 + P_2 \cdot C_2 \\ = G_2 + P_2 \cdot G_1 + P_2 \cdot P_1 \cdot G_0 + P_2 \cdot P_1 \cdot P_0 \cdot C_0$$



$P_i$  y  $G_i$  sólo dependen de  $A_i$  y  $B_i$  y no de otras  $A$  y  $B$  => cálculo rápido

# Sumador/Restador en complemento a 2




## Circuito complementador a 1

0 = suma  
1 = resta

A <sub>i</sub>	M	Y <sub>i</sub>
0	0	0
1	0	1
0	1	1
1	1	0

A<sub>3</sub>  
A<sub>2</sub>  
A<sub>1</sub>  
A<sub>0</sub>  
M




# Multiplicadores

$$\begin{array}{r}
 \times \quad 1011 \quad \text{multiplicando} \\
 \quad 1101 \quad \text{multiplicador} \\
 \hline
 1011 \\
 0000 \\
 1011 \\
 + 1011 \\
 \hline
 10001111 \quad \text{producto}
 \end{array}$$


*productos parciales*

multiplicación lenta  
 circuito de control complejo



- S0 : cargar multiplicador en  $m$   
 cargar multiplicando en  $M_{low}$   
 borrar  $M_{high}$   
 borrar  $P$
- S1 : si  $m_{lsb} = 1$  entonces  $P \leftarrow P + M$   
 si  $m_{lsb} = 0$  entonces  $P \leftarrow P + 0$
- S2 : desplazar  $M$  a la izquierda  
 desplazar  $m$  a la derecha  
 si S1-S2 no se han repetido  $n$  veces, ir a S1

# Multiplicador rápido (combinacional)




# Unidad Aritmético-Lógica

FUNCTION TABLE

SELECTION			ARITHMETIC/LOGIC
S2	S1	S0	OPERATION
L	L	L	CLEAR
L	L	H	B MINUS A
L	H	L	A MINUS B
L	H	H	A PLUS B
H	L	L	$A \oplus B$
H	L	H	A + B
H	H	L	AB
H	H	H	PRESET

H = high level, L = low level



FUNCTION TABLE

ARITHMETIC/LOGIC OPERATION		S2	S1	S0	INPUTS			OUTPUTS				G	P	OVR	Cn+4
					Cn	An	Bn	F3	F2	F1	F0	(LS381A, S381)	(LS382A)		
B MINUS A		L	L	H	L	L	L	L	L	L	L	H	L	L	L
A MINUS B		L	H	L	L	L	L	L	L	L	L	H	L	L	L
A PLUS B		L	H	H	L	L	L	L	L	L	L	H	L	L	L
$A \oplus B$		H	L	L	L	L	L	L	L	L	L	H	L	L	L
A + B		H	L	H	L	L	L	L	L	L	L	H	L	L	L
AB		H	H	L	L	L	L	L	L	L	L	H	L	L	L
PRESET		H	H	H	H	X	X	H	H	H	H	H	L	L	H
CLEAR		L	L	L	X	X	X	L	L	L	L	H	L	L	L